I. INTRODUCTION
T HE class DE inverter [1] - [4] has become an increasingly valuable high-density power source. In the class DE inverter, the switch current is small and both of the two switches satisfy class E switching conditions [5] , [6] . That is achieved by the shunt capacitor added to each switch and the deadtime which is given between the switch-on times on the driving pattern. Class E switching conditions mean that both the switching voltage and the slope of switching voltage ( ) are zero when each switch turns on. On the other hand, generally, soft-switching condition [7] need not satisfy zero slope voltage switching. Because of zero slope voltage switching, the inverter satisfied with class E switching conditions has low sensitivity to component tolerances. Therefore, the power conversion efficiency of the class DE inverter is high under high-frequency (megahertz order) operation.
One of the disadvantages of the class DE inverter is the difficulty of the output control with keeping the high-power conversion efficiency. This is because the switching of the inverter does not satisfy class E switching conditions when the load resis- tance varies from initial designed values. Therefore, several control schemes for the class DE inverter have been proposed. Frequency modulation (FM) control [1] is a method which changes switching frequency. However, this control scheme has some problems. FM control generates a wide and unpredictable noise, making electromagnetic interference (EMI) control more difficult, and there is poor utilization of magnetic components. There is an important class of applications in which the fixed-frequency converters are preferable to the variable-frequency converters. One example is the high-sensitivity RF receiver used in communications and radar. In this case, the detrimental effects of EMI can be minimized if the switching frequency can be fixed at a value, and the harmonics of the switching frequency, the beat frequencies between them, and other frequencies (e.g., local oscillators) are outside of the passbands of the receiver circuits.
As a remedy to these problems, phase-modulated (PM) control [4] , [8] - [11] was applied to the class DE inverter [4] . This circuit has two inverters connected in parallel and controls the overall output power by varying the phase shift between the drive voltage of the two inverters. This method offers high dc/ac power conversion efficiency at high switching frequency because of class E switching conditions. The disadvantages of PM control are that the circuit topology consists of two inverters, so its volume becomes as large as twice the basic one, and the power conversion efficiency decreases for low output voltage, since the circuit cannot satisfy ideal operation. This paper proposes a new control scheme for the class DE inverter by varying driving signals. The proposed control scheme has the following advantages. First, a wide line and load regulation region is obtained with a fixed switching frequency. Second, this method can be realized by only adding external gate-drive circuits to drive the class DE conventional inverter. Hence, the circuit scale of the proposed inverter is lighter and smaller than a PM-controlled class DE inverter. Furthermore, the power conversion efficiency for low output voltage is improved since the number of switchings decrease and small switching losses are achieved. An exact analysis and circuit experiments are carried out. The experimental results are similar to the theoretical predictions qualitatively. The measured efficiency is over 93% with 1.0-MHz 1.8-W output. and drive and , respectively. The driving pattern generates a deadtime during the period when one switch has turned off before the other switch has turned on. During the deadtime, the sinusoidal output current charges one shunt capacitor and discharges the other shunt capacitor. When the inverter allows class E switching conditions [5] , [6] , the midpoint voltage between two switches, namely, , becomes or zero, and the slope of the voltage, namely, , becomes zero at the end of the deadtime. In this paper, this state is named the "optimum state."
II. CIRCUIT DESCRIPTION

A. Class DE Inverter
B. Class DE Inverter with the Proposed Control Scheme
We propose new control scheme of class DE inverter by varying waveforms of the gate-drive circuits. Fig. 3 shows the example of waveforms using the proposed control. In the control state, the gate-drive signals consist of two switching patterns as shown in Fig. 3(a) . One is the same as optimum class DE inverter as shown in Fig. 2 . We named this period "normal period." The other is what keeps on and keeps off for one period (for ). We named this period the "control period." Since there is no input current flows from the dc-voltage source to the resonant circuit during the control period, the waveform of output voltage attenuates as an exponential function. Therefore, the output power of the class DE inverter can be controlled by varying the frequency of the appearance of the control period. When the control period ends, the circuit is in normal periods and tends to be the optimum state of the class DE inverter. In the optimum state, each switching is satisfied with class E switching conditions. Hence, the circuit holds the switching losses to a minimum. The class DE inverter with the proposed control cannot generate a sinusoidal waveform. However, adc/ac inverter is not always required to generate sinusoidal output voltage. For example, the proposed control scheme is applicable for inverter parts of a resonant dc/dc converter.
We define the parameter which is the ratio of control period as (1) Here, is the number of the control period, and is the number of the normal period. In case of , the inverter works the same as the class DE inverter with optimum operation. In case of , the inverter never works because of the constant driving signals. Therefore, the range of is (2) III. ANALYSIS
A. Assumptions
The analysis given below is based on the following assumptions. 1) The active devices act as ideal switches.
2) The shunt capacitance includes the switch device capacitance. 3) All circuit elements are ideal. 4) The loaded factor is high enough to consider the underdamped case.
B. Parameters
The following parameters of the circuit are now defined: 1) -resonant frequency when each switch is on; 2) -loaded factor when eaoh switch is on; 3)
-ratio of the resonant frequency and the operating (switching) frequency ; 4) -ratio of the capacitance of resonant circuit capacitor and shunt capacitor; 5) -switch on duty ratio of each switch in normal period, .
C. Waveforms
The analysis procedure is closely related to the work in [12] - [15] .
In the case of , , and in Fig. 1 are the -periodic orbit in the interval , where represents angular time. At first, we define the function as if is in a normal period if is in a control period .
We consider four cases due to the state of the switches and . Fig. 4 shows the equivalent circuits in each case and the relationships between the waveforms and the each case for . 
Moreover, we define a variable as (5) In this range, the switch is on and is off. Fig. 4(a) shows the equivalent circuit in this case.
Case 2: The range of is in Case 2, where is defined as follows:
Moreover, we define a variable as
When turns off, the state changes from Case 1 to Case 2. In this range, both switches and are off. Fig. 4(b) shows the equivalent circuit in this case.
Case 3: The range of is in Case 3, where is defined as follows:
Moreover, we define a variable as (9) In this range, the switch is off and is on. Fig. 4(c) shows the equivalent circuit in this case. 
D. Output Voltage and Output Power
Using (12), the rms output voltage is
where expresses the rms output current. Similarly, the output power can be derived by
where is given analytically in Appendix B.
E. Power Losses and Efficiency
The conduction loss in the switch is calculated as By using the proposed control scheme, some of the switchings do not achieve class E switching conditions and turn-on switching loss occurs. The turn-on switching losses and in the switches and are (41) (42) where and are the switch voltages of and at turn-on instants, respectively. From (36) to (42), the total power loss is 
IV. EXPERIMENTAL RESULTS
A. Design Procedure of Class DE Inverter
In order to build a class DE inverter, the case of is considered. At first, the following parameters are given: the operating frequency , the input voltage , the output resistor , loaded quality factor , and switch-on duty ratio . (48) are also satisfied. Thus, ten unknown parameters are found by using Newton method from the ten equations, namely, (24)- (31) and (45) and (46). 
B. Design Example
At first, the following specifications are given: the operating frequency MHz, the input voltage V, the output resistor , the loaded quality factor , and the switching on duty ratio . Then, the unknown parameters and are given by the design procedure as and . Therefore, components of the circuit are found as shown in Table I . IRF530 MOSFETs are used as switches and . Moreover, the measured element values of the ESRs are shown in Table II . In theoretical calculations, the element values of the ESRs are the same as the measured ones. Fig. 5(a) depicts experimental waveforms for MHz. In this state, the conversion efficiency is highest, that is, 93.2%. We define that the operation in Fig. 5(a) is optimum. The conditions for optimum operation are shown in Table I . From Figs. 2 and 5(a), and Table I, we can find that the experimental results of optimum operation are similar to the theoretical ones qualitatively. We control the inverter from the optimum operation by using the proposed scheme.
C. Pattern of Driving Signals
The driving circuit is designed so that normal periods appear ( is a natural number and less than 16). We apply a fixed driving signal pattern as shown in Table III , and get 16 levels for output. Therefore, the ratio of control period is shown as (49)
D. Class DE Inverter with the Proposed Control
An example of experimental waveforms of the inverter with the proposed control are shown in Fig. 5(b) for ratio of control period . Compared with the waveforms in Fig. 3(b) , we can confirm the waveforms are similar to the theoretical predictions qualitatively. The inverter with the proposed control has some frequency harmonics lower than the switching frequency, e.g., .
In the case that the inverter with the proposed control 
uses the inverter part of the dc/dc converter, the corner frequency of the filter in the rectifier is small. Hence, the proposed control scheme requires a large size of inductor in the rectifier. Fig. 6 shows the output voltage and the power conversion efficiency as a function of the ratio of control period for and . By using the proposed control, the output voltage decreases in proportion to increasing the ratio of control period. When the ratio of control period is small, the power conversion efficiency remains high. The inverter with class E switching conditions offers a priori predictability of performances and low sensitivity to component tolerances. If the ratio of control period is small, the waveforms have little change from optimum waveforms. Therefore, most of the switching is satisfied with class E switching conditions. As the ratio of control period increases, the control periods appear before the circuit is in optimum state, namely, the number of the switchings satisfied withclassE switchingconditionsisreduced.Therefore,thepower conversion efficiency decreases as the ratio of control period increases. However, the efficiency increases when the ratio of control period is over 0.75. In these conditions, the switching loss at one switching is large. However, the number of switchings is small, so total power loss decreases. In the circuit experiments, the proposed control scheme can reduce the output voltage from 100% to 45%, keeping over 65% efficiency. Fig. 7 shows the ratio of control period and the power conversion efficiency as a function of the input voltage for and . The circuit maintains output voltage for varying the input voltage from 100% to 150% over 82% efficiency. Fig. 8 depicts the ratio of control period and the power conversion efficiency as a function of the load resistance for and . The circuit maintains output voltage for varying the load resistance from 100% to 240% over 64% efficiency.
From Figs. 6-8, we confirm a very good similarity between the theory and the experiments.
V. CONCLUSION
This paper has proposed a new control scheme for the class DE inverter by varying driving signals. By the proposed control scheme, a wide line and load regulation region is obtained at a fixed switching frequency. Also, this method can be realized by only adding external gate-drive circuits to drive the class DE The equivalent circuit in Fig. 4(a) is expressed by the following differential equations:
The underdamped case, namely, , is considered in this case.
Case 2: The basic equations of the inverter are given by the assumptions (52) The circuit is expressed by following differential equations:
(53)
The underdumped case, namely, , is considered in this case.
Case 3: The basic equations of the inverter are given by the assumptions (54)
The circuit is expressed by following differential equations:
Case 4: The basic equations of the inverter are given by the assumptions (56) Therefore, the circuit equations are (57)
Since (51), (53), (55), and (57) are linear differential equations, they are solved strictly and (12) 
